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ABSTRACT  
 
Driven by advancement in integrated circuit design and fabrication technologies, electronic 
systems have become ubiquitous. This has been enabled powerful digital design tools that 
continue to shrink the design cost, time-to-market, and the size of digital circuits. Similarly, 
the manufacturing cost has been constantly declining for the last four decades due to CMOS 
scaling.  However, analog systems have struggled to keep up with the unprecedented scaling 
of digital circuits. Even today, the majority of the analog circuit blocks are custom designed, 
do not scale well, and require long design cycles. 
This thesis analyzes the factors responsible for the slow scaling of analog blocks, and 
presents a new design methodology that bridges the gap between traditional custom analog 
design and the modern digital design. The proposed methodology is utilized in 
implementation of the frequency generation circuits – traditionally considered analog 
systems. Prototypes covering two different applications were implemented. The first 
synthesized all-digital phase-locked loop was designed for 400-460 MHz MedRadio 
applications and was fabricated in a 65 nm CMOS process. The second prototype is an ultra-
low power, near-threshold 187-500 kHz clock generator for energy harvesting/autonomous 
applications. Finally, a digitally-controlled oscillator frequency resolution enhancement 
technique is presented which allows reduction of quantization noise in ADPLLs without 
introducing spurs. 
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Chapter 1   
Introduction  
In the summer of 1948, a tiny electronic device called a transistor was announced at the 
headquarters of Bell Labs in New York at a press conference. The invention failed to create a 
buzz and barely received any attention from the local newspaper, the New York Times [1]. 
Fast forward to October 2013, and the entire world tuned in to watch the launch of the latest 
generation of the iPhone. The event was streamed live on the internet, and millions of people 
were able to watch the unveiling of the latest Apple gadgets in the comfort of their homes 
across the globe. The entire infrastructure that allows such incredible connectedness and the 
sophistication of electronic gadgets is built on what's called integrated circuits. Even today 
the smallest unit of electronic circuits is a transistor - precisely the invention that gained 
little attention from the general public 65 years earlier. Integrated circuits have enabled a 
stunning transformation of every aspect of human life. They have turned room sized 
computers and bulky furniture sized radios to hand held devices.  The electronic revolution 
is driven by the unprecedented ability to scale and miniaturize transistors at an incredible 
pace as encapsulated by Moore's law [2].  
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1.1. More than Moore  
In 1965, Gordon Moore suggested, based on empirical data that the number of transistors in 
integrated circuits doubles every two years. This was later modified by David House to state 
the chip performance, facilitated by an increased number of transistors and the ability to 
design that quicker, doubles every 18 months [2].  The semiconductor industry has 
remarkably followed Moore's law. The deflationary effect of Moore's law has played a crucial 
role in wide spread proliferation of electronics in every aspect of our lives. The tremendous 
scale of this deflationary effect can be understood by comparing the cost per transistor. For 
example, the average price of an integrated transistor was $5.52 in 1954, and it has dropped 
to about one billionth of a dollar in 2013 [3]. However, the process scaling is running into 
some fundamental physical limits, and the speed of Moore's law is predicted to slow down 
by 2020.  
The extreme scaling suggested by Moore's law works well for microprocessors, and 
memories, but not for analog components which interface with the external world. Even “all-
digital” systems require some sort of analog components on-chip [3]. For example, an all-
digital microprocessor requires a clock generator as well as a power management system, 
and both of these systems are inherently analog in nature; therefore, do not scale according 
to Moore's law. However, these analog components add significant value for the consumers. 
A microprocessor cannot function without power management or the clock generator. As we 
know, analog circuits scale significantly slower than their digital counterparts. Some 
empirical evidence shows that the analog circuits double in performance approximately 
every five years, while digital circuits double in performance every 18 months [4].  
Therefore, significant innovation at the block and architectural levels along with a paradigm 
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shift in the design procedure for analog circuits must take place in order to keep up with the 
growing need for higher performance at a lower cost in consumer electronics.  
 
Figure 1.1: Analog vs. Digital scaling [4]  
Figure 1.1 shows how the digital domain has followed Moore's law. However, the analog 
domain has scaled at a much slower pace. A number of reasons can be attributed to the slow 
scaling of analog circuits [5]:  
 Scaling leads to smaller transistors, which have worse control over their current due 
to second order short channel effects that appear in deep sub-micron technologies. 
This can be compensated with more sophisticated circuits and calibration techniques 
which lead to larger area.  
 Scaling leads to reduced supply voltage, limiting headroom as well as the dynamic 
range of various analog blocks. This leads to exacerbated non-linearities in circuits 
as well as lower voltage operations require a proportionally lower noise levels.  
 Passive components such as capacitors and inductors are often required in analog 
blocks, which have not scaled with process.  
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Therefore, a strong emphasis has been placed on developing digitally-assisted or all-digital 
architectures for traditionally analog components. Regardless of relatively slower scaling of 
analog components, new classes of computing are appearing at a rapid pace as described by 
Bell's law [4][6].  
1.2. Moore to Bell  
Bell's Law states that roughly every decade a new, lower priced computer class forms based on 
a new programming platform, network, and interface resulting in new usage and the 
establishment of a new industry. This has been proven true since the 1960s when the 
mainframe computer used to be the size of a room then came the era of work station 
computers in the 1970s. However, computers were still considered a luxury and were 
reserved for educational and research purposes, which changed with the appearance of 
Apple Computers and the PC, followed by laptops and now smartphones. This trend has 
continued to this day, and there are no signs of stopping. As illustrated by Figure 1.2, Bell's 
Law for the next class of computing seems to be becoming true. Several millimeters scaled 
computing systems have already been reported [7]. This new class of ubiquitous computing 
will give birth to what's dubbed as Internet of Things. The University of Michigan is leading 
the way with its millimeter cubed project as well as its strong research in ultra-low power 
near threshold digital and analog/RF circuits[7].  
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Figure 1.2: Bell's Law [7] 
1.3. Internet of Things   
The Internet of Things is loosely defined as virtually every object can have the ability to 
sense, process and communicate information [8]. It has been predicted by many major 
technological players that the Internet of Things will penetrate every aspect of human life 
within the current decade. As shown in Figure 1.3, the ability to sense, process and 
communicate is already affecting our experience of shopping, transportation, 
communication and health care. It has been repeatedly predicted, as listed below, that the 
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trend of an increased number of connected devices will only continue as the technology 
progresses to facilitate wide spread proliferation. 
 Intel predictions 50 billion connected devices by 2020 [9]. 
 Cisco predicts 1 trillion connected devices by 2025 [10]. 
 Bosch predicts that the average person will carry up to 1000 sensors by 2025 [11]. 
 
Figure 1.3: Internet of Things, Intel's view [9] 
Upon closer observation, one can argue that the technical capabilities required to make 
the IoT a reality already exist. For example, technologies such as wireless communication, 
embedded processing and sensing already exist. Then why hasn't the IoT become a reality 
yet?   
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Though the required technologies exist, significant innovation is still required in order to 
make the IoT feasible. Figure 1.4 shows the ecosystem and how various different aspects of 
technology will interact to make up the overall IoT environment. More efficient and cost 
effective applications, data management and software are required. However, the real bottle 
neck is still the hardware that cannot yet support the wide spread use of various things due 
a number of reasons [12]:  
 Power consumption is too prohibitive in various different components of a 
computing system.  Long battery life or energy autonomy will be required for IoT 
since changing batteries on 1 trillion devices every day will be an impossible task to 
achieve.  
 Electronics cost in its current state is too high. The only way to make 1000 devices 
per person a reality would be if the ICs in these devices are prices at cents per unit.  
 The current state of electronics is too bulky, and significant efforts must be focused 
on miniaturization of existing systems as well as development of new small form 
factor systems.   
 Quicker design and manufacturing cycles will be required in order to meet the 
predicted high demand for the connected devices.    
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Figure 1.4: Internet of Things ecosystem [12] 
One of the key contributions of the presented research is the development of a design 
methodology as well as innovative architectures to address the issues that are stalling the 
realization of the Internet of Things. One of the major analog components that can be found 
virtually in every electronic system is a frequency generation circuit. Frequency generation 
circuits serve as the heartbeat of every electronic system, and are often based on phase-
locked loops. An overview of the phase-locked loop (PLL) applications is given in the 
following section.   
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1.4. Applications of Phase-Locked Loops   
There are widespread applications of frequency generation circuits. As mentioned earlier, 
they serve as the heartbeat of electronic systems. They could be used as clock generators for 
embedded processing applications or local oscillator (LO) generation for radios, for 
modulation and demodulation. Some examples of applications are given below.  
Clock generator: 
One of most wide spread applications of frequency generation circuits is for clock generation 
in digital systems. Typically, the clock generators consist of a reference signal, and an on-
chip programmable frequency multiplier block [13]. The frequency multiplier block could 
either be a phase-locked loop, frequency-locked loop or delay-locked loop based system. The 
block diagram of a typical PLL-based clock generator is shown in Figure 1.5 below.  
PFD Loop Filter Oscillator
Programmable 
Divider (N)
CKref CKout
 
Figure 1.5: Typical PLL-based clock generator 
This particular clock generator multiplies the frequency by the divider ratio N. Therefore, 
the output clock frequency is N times that of the reference clock.  
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Clock and Data Recovery: 
In many interconnect applications such as USB and VGA, the data is transmitted without an 
accompanying timing reference signal. For example, in optical communication, information 
only travels on a single fiber optics channel. However, the receiver must process this data 
synchronous to some timing reference. Therefore, the receiver must not only recover 
information but also the clock signal from the received data.  Most clock and data recovery 
systems are based on some sort of frequency generation/phase-locked loop [13]. Figure 1.6 
shows a simple block diagram of a typical clock and data recovery circuit.  
PFD Loop Filter Oscillator
Decoder
CK/Data In
Data out
CK out
 
Figure 1.6: A typical clock and data recovery system 
Modulation and Demodulation:  
When a phase-locked loop is in the lock state, the control of the oscillator (either a voltage 
or binary number) is proportional to the output frequency. Therefore, by observing the 
oscillator control, one can demodulate either phase or frequency modulated data. Figure 1.7 
shows a typical block diagram of a PLL-based demodulator.  
 11 
 
PFD Loop Filter
Oscillator
Modulated 
Data in
Bits Out
Bit Slicer
Osc. 
Control
 
Figure 1.7: A PLL based demodulator 
Similarly, the PLL can also be used as a modulator, as illustrated in the Figure 1.8 below.  
PFD Loop Filter Oscillator
Fref
++
PM Data FM Data
Modulated 
Waveform
 
Figure 1.8: A PLL-based demodulator 
Phase modulated bits can be fed into the output of the phase frequency detector (PFD), and 
the output of the oscillator appears to be phase modulated. Similarly, if frequency 
modulation is required, the data can be directly fed into the control word or control voltage 
of the oscillator [14]. 
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Local Oscillator Generation for Receivers:  
Almost all receiver architectures require a local oscillator (LO) that is used to down convert 
the signal to either low-IF or baseband frequency which then is digitized and processed in 
the digital domain. A typical LO generator based on a PLL is often one of the most challenging 
blocks to design in a receiver. Figure 1.9 and Figure 1.10 show typical architectures of both 
low IF heterodyne and direct conversion homodyne receivers. LOs are always the crucial 
part of the receivers, and they are often PLL based [14].  
BPFBPF
LNA
BPF
“I”
“Q”
LO 1
LO 2
PLL Based LOs 
 
Figure 1.9: A heterodyne receiver requires a PLL to generate LO 
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LNA
BPF LO 2
LPF
LPF
“I”
“Q”
 
Figure 1.10: A direct conversion receiver with a PLL based LO 
Based on the applications discussed above, it is clear that addressing the previously 
mentioned issues of analog scaling for frequency generation circuits would be a significant 
contribution towards making IoT a reality [14].  
1.5. All-Digital PLLs to Synthesized PLLs   
All-digital phase locked loops (ADPLLs) have been the focus of major research efforts since 
the 90s since they eliminate the need for bulky loop filters and offer increased flexibility and 
configurability [13]-[19]. However, the overall design of ADPLLs has barely changed since 
their inception. Figure 1.11 shows a block diagram of a typical ADPLL which consists of a 
time-to-digital converter (TDC), a digital loop filter (DLF), a frequency divider and a voltage 
controlled oscillator (VCO) which is typically controlled by a digital to analog converter 
(DAC) [20].   
 14 
 
TDC
Loop Filter
FREF
FOUT
÷ 
Oscillator
Phase Detection
Divider
DLF
VDD
VCO
DAC
VDD
÷ 
∑∆ 
 
Figure 1.11: Typical ADPLL architecture 
Regardless of its classification as an all-digital PLL, a significant amount of analog design 
goes into the VCO, DAC, and often the divider and TDC. These blocks are all-analog blocks 
and suffer from the issues highlighted in section 1.1 as process scales, and therefore these 
ADPLLs do not scale as well as the digital circuits. The next logical step is to implement the 
ADPLLs using traditional digital design methodologies, with ideally full-swing signals (like 
digital CMOS signals). This will allow faster design cycles as well as the potential to take 
advantage of process scaling.  
1.6. PLL Design for Internet of Things    
From discussions in prior sections, it can be inferred that PLLs designed for IoT applications 
will be required to address the following issues:  
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Energy constraint 
IoT applications will require either long battery life or energy autonomy. This problem can 
be addressed from two directions: (i) improving the energy source or (ii) reducing energy 
consumption. Improving the energy source or batteries is outside of the scope of this 
research work, and significant research efforts are being focused on power harvesting [16]-
[17]. However, power harvesting systems produce very low voltage levels and cannot source 
large currents that are often required in analog components. Achieving robust operation in 
voltage- and energy-constrained environments is a major requirement for IoT electronics.  
Size  
The size of PLLs for IoT applications must be as small as possible because the weight and 
size of the 10s of connected devices (as predicted) could become prohibitive.  
Cost  
Cost will play an important role in IoT development. Therefore, PLLs for IoT applications 
must be as cost effective as possible. All-digital PLL architectures that occupy small silicon 
area, and do not require external components or expensive bias generation circuitry will be 
the key.  
Accelerated Design  
With 1 trillion devices deployed, an unprecedented demand will be placed on new connected 
devices. Therefore, the ADPLLs designed for IoT must have short design cycles in order to 
meet the market demand. A design methodology was developed as part of this project to 
allow synthesis of ADPLLs.  
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1.7. Thesis Contributions  
This thesis builds upon research conducted by Dr. Youngmin Park [18]. Dr. Park’s work was 
mainly focused on utilizing digital standard cells only to implement traditionally analog 
components. He successfully implemented an ultra-wide band transmitter, time-to-digital 
converters, and all-digital phase-locked loop [18]. However, this research differs from Dr. 
Park’s contributions in the following ways:  
1. ADPLL Performance 
This thesis is only concerned with ADPLLs, and explored implementations for ADPLLs 
for various applications. Dr. Park proved the merits of cell-based design for analog/RF 
blocks using only digital standard cells. Although the design time can be significantly 
shortened with utilizing digital standard cells only, it’s extremely challenging to match 
the performance of custom designed ADPPLs. Therefore, extensive calibration 
techniques are required.  
This thesis is focused on bridging the gap between performance and automated cell-
based design. Thereby implementing ADPLLs efficiently for high performance 
applications.   
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2. ADPLL Architectures 
This research also proposes new ADPLL architectures as a means to reduce power 
consumption, and overcome some of the non-idealities of automated layout. These 
architectures remove the divider, and use an embedded TDC architecture – resulting in 
significant power reductions.   
3. Low Voltage Applications  
This research also extends the cell-based design approach to low-voltage and ultra-low 
power applications. This was not previously explored in Dr. Park’s research.  
 
This thesis explores innovative architectures for ADPLLs, and design methodologies to 
accelerate design by utilizing existing digital tools, to implement low power PLLs without 
compromising the performance. The contributions are briefly described as follows.     
1. Design Methodology for Synthesizable ADPLLs  
A new design methodology for accelerated design of PLLs was developed in this project. 
This design methodology utilizes existing digital and analog design flows to implement 
ADPLLs. The ADPLL designs are portable across process nodes since they are 
represented by a hardware description language (HDL). Further details of the 
methodology are provided in Chapter 2 .  
2. Synthesizable 400-460 MHz ADPLL 
Secondly, a novel ADPLL architecture that was implemented entirely using digital design 
flows is presented. This ADPLL was developed for a 400-460MHz frequency range, and 
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for wireless body area network applications. Details of this ADPLL, including a number 
of architectural contributions, are discussed in Chapter 4 .   
3. Synthesizable Ultra-low Power Clock Generator  
In order to prove feasibility of the new design approach in a variety of applications, a 
near-threshold, ultra-low power clock generator for energy autonomous/harvesting 
application was designed and implemented. This system is the smallest known clock 
generator in sub-MHz frequency ranges. Further details are provided in Chapter 5 . 
4. DCO Resolution Enhancement Technique  
Lastly, a novel digitally controlled oscillator resolution enhancement technique was 
developed. This technique allows frequency tuning in DCOs with small steps without a 
sigma-delta modulator, and do not introduce any undesirable spurious tones at the 
output of the ADPLL. The circuits that make up this technique can be entirely 
implemented using digital standard cells, and the digital design flows. This technique 
linearizes the resolution-power tradeoff which is a hyperbolic relationship in traditional 
frequency tuning approaches. Further details of this frequency tuning and resolution 
enhancement technique are discussed in Chapter 3 .  
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Chapter 2   
A Design Methodology for Accelerated 
ADPLL Design  
In the 1970s and early 1980s, any CAD research focused on analog circuit design 
optimization and automation was considered antiquated and too slow to adjust to the 
sweeping wave of all things digital. Traditional analog functions were rapidly being 
implemented with digital circuits, and analog CAD research was considered intellectually 
insignificant [21]. However, the digital design methodologies progressed at an 
unprecedented pace, and it became possible to perform logic-to-gate mapping and 
automatically generate layout from standard cell libraries for complex digital systems such 
as microprocessors by mid 1980s. This provided a reliable and safe path for designers to 
quickly go from an idea to silicon implementation for a large array of digital systems [22].  
The emergence of application specific integrated circuits (ASICs) in the late 80s exposed 
the lack of analog synthesis and layout tools which kick-started a new wave of research 
efforts into analog circuit design tools. In particular, many of the leading integrated circuits 
research groups around the world began to explore the possibilities of synthesizing analog 
circuits the same way digital circuits are done. These analog CAD research efforts have 
resulted in various fragmented analog design assistance tools, many of which have been 
absorbed by popular CAD tools of today, such as Cadence and Synopsys. However, even after 
thirty years of research, analog design is still considered “black magic”, and the dream of 
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analog synthesis has yet to be realized [23]. In this chapter, current analog and digital design 
methodologies are briefly contrasted, various factors that have hindered the realization of 
an analog synthesis tool are discussed, and finally a design methodology that significantly 
accelerates design of some traditionally analog systems is proposed.   
2.1. Analog vs. Digital Design Flow 
In order to do a fair comparison of the current state of analog design with digital design 
flows, Gajski’s chart (or the Y-chart) will be used. Gajski’s chart was proposed in 1983 to 
illustrate various steps and levels of abstraction required for VLSI design [24]. Though it was 
proposed for digital systems only, it will be adapted for analog circuit design for illustration 
purposes. The main goal of this chart is to map out the various hierarchical steps that are 
required in order to effectively solve complex design problems. Figure 2.1 shows the Y-chart 
for a typical digital system design of present day. The Y-chart consists of three different 
domains: functional domain, structural domain and physical design. Digital system design 
begins with functional/behavioral specifications, and after some initial mathematical 
modeling, the design moves to the structural domain through some mapping method or tool, 
and finally the design concludes in the physical domain. In addition to the design domains, 
Gajski also highlighted that there are various layers of abstraction in digital system design – 
depicted by concentric circles in the Y-chart. Design of complex and large digital systems can 
be simplified significantly as highly specialized designers are only responsible for one layer 
of abstraction [25]. For example, a digital systems designer can use well optimized cells for 
their designs without diving into the details of device sizing etc. Therefore, a top down design 
process that starts with system level modelling coupled with specialized transistor and cell 
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level design can significantly reduce the design complexity. This also opened the possibilities 
of automating a large portion of digital design. The shaded area in Figure 2.1 shows the 
portion of design that’s done with CAD tools today. However, transistor and cell level design 
still requires significant human capital. Typically, foundries provide cells that have been 
optimized for performance, and from a digital designer’s point of view, the design flow is 
completely automated. 
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Figure 2.1: Gajski's chart of general purpose VSLI design [25] 
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Figure 2.2: Linear representation of digital design flow [26][27] 
A more linear representation of today’s digital design flow is given in Figure 2.2. The entire 
process of digital design past the cell design is automated. A digital designer’s job is to 
describe the desired circuit behavior using a hardware description language (HDL) and 
define the constraints which are typically determined by the performance requirements of 
the design. The next step after HDL entry is to use the standard cells library, and logic 
synthesis tools such as Synopsys Design Compiler to convert behavior description to a 
structural logic description. The final step prior to final verification is the physical design. 
Current physical design tools have the ability to optimize placement and routing of digital 
designs to meet specifications [26]-[32].  
Similarly, the Y-chart can be used to represent analog design. Figure 2.3 shows the Y-
chart for a PLL design. The design of a typical analog system begins with mathematical 
modeling which helps determine the specifications of the overall system as well as the 
specifications of the sub-blocks [31][33]. After mathematical modeling, analog designers 
select circuit topologies as well as types of devices to be used in the structural domain. 
Extensive simulations are then conducted in order to finalize the device sizes at which point 
physical design can begin. Analog designs are significantly more susceptible to parasitics and 
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mismatch caused by routing and inefficient placement, and therefore verification at each 
level of hierarchy is typically required.   
One of the main reasons why analog synthesis hasn’t yet become a reality is because 
analog design is often quite recursive and requires simultaneous changes at multiple levels 
of hierarchy in order to arrive at a robust design. Figure 2.4 shows a typical progression of 
analog design. Simulations are required at every hierarchical level, and typically the design 
is tweaked manually by analog designers.  
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Figure 2.3: Analog design flow Y-chart 
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Figure 2.4: Typical progression of analog system design [30] 
2.2. Why isn’t Analog Synthesis a Reality Yet?  
Automated analog integrated circuit design is slowly becoming a viable solution for 
improving design productivity for critical analog components. Over the past decade or so, 
analog design automation has significantly progressed. There are commercially viable tools 
that allow device sizing, automatic layout, and can design components with 10 to 100 
devices. However, these tools face serious issues in terms of productivity since they aren’t 
able to scale from the component level to the system level. Regardless of the success of these 
tools, analog design still lacks abstraction, and cannot be automatically synthesized. Some of 
the reasons are discussed below [27]-[29][32].  
1. Non-Linear Design: Analog design is a very non-linear process which makes 
hierarchical abstraction challenging. Many parameters must be optimized 
simultaneously in order to meet specifications with robust designs and it is a 
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recursive process that often requires a number of iterations and often changes must 
be made at multiple hierarchical levels simultaneously.  
2. Bifurcation of Analog Design: Analog circuits do not scale as well as digital circuits. 
Some of the challenges that analog designs face with CMOS scaling: reduced voltage 
headroom, exacerbated mismatches, increased leakage and second order effects in 
transistor behavior.  Two philosophies have emerged in analog design. According to 
the first school of thought, due to poor scaling of analog circuits, it is better to 
implement analog blocks in older processes, and use multi-die integration techniques 
to advance the overall performance of mixed signal systems. Secondly, there is a 
group of researchers who are pushing the limits of analog design in the advanced 
CMOS processes, and are inventing digitally intensive or all-digital architectures for 
rationally analog blocks. Due to this division, standardization and therefore 
development of standardized tools has been slow [31].  
3. Variations: In digital circuits, process, voltage and temperature (PVT) variations are 
often addressed by overdesigning the entire digital block. They are often designed for 
the worst case scenario. However, PVT variations cannot be mitigated in analog 
design by simply overdesigning because designs that are not tuned precisely may 
result in a complete breakdown. For example, an overdesigned amplifier may become 
unstable.  
4. Highly Individualized Skills: Today, the analog design skills are highly individualized 
where skills are highly specialized and stored in the memory of analog designers. 
These skills do not necessarily translate to algorithms or simple scripts or pieces of 
code.  
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5. Lack of Architectural Innovation: In the last four decades, not much architectural 
innovation has occurred in analog designs. Simpler architectures typically lend 
themselves nicely to design automation, and often amenable to levels of abstraction.  
This research presents a different approach to analog synthesis. The design methodology is 
discussed in the following section in detail.  
2.3. A Brief Survey of Analog Synthesis  
 
Figure 2.5: History of analog synthesis summarized 
 
The advances in integrated circuits have been driven by unprecedented advances in 
computer aided design. The CAD tools have come so far that a majority of the digital design 
is completely automated today. However, almost all of the analog/RF circuits are custom 
designed and manually laid out. Typically, in a mixed-signal SoC, analog components make 
up about 20% of the circuits while requiring orders of magnitude greater design effort 
compared to their digital counter parts [27]. Therefore, significant research efforts have 
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been focused on developing analog synthesis tools. This section briefly highlights the history 
of analog synthesis – as illustrated in Figure 2.5.  
Silicon Compilers for VLSI (1982 – Present)   
The appearance of silicon compilers became regular in 1982 as a result of research on digital 
design automation that began in the late 1970s. Some of the first reported design automation 
tools, known as silicon compilers, for VLSI were reported by Gajski in 1981 [24]-[25]. These 
tools had the ability to translate behavioral description into a structural netlist, and select an 
appropriate architecture for digital blocks based on delay specifications. In addition, Gajski 
reported algorithms for automatic layout of digital circuits. This was the beginning of a CAD 
tool revolution that propelled the digital integrated circuits to become so prevalent in 
society.  
Automatic Device Sizing (1987 – Present) 
Automatic synthesis and layout tools were quickly adopted for digital design, and by the 
1980s, researchers began to develop analog synthesis tools. The University of California at 
Berkeley, and Carnegie Melon University led the way in analog synthesis and layout tools. By 
1987, researchers began to develop analog standard cell libraries [34]. However, due to a 
much wider range of applications, specifications and possibly standard cells, a truly general 
purpose analog standard cell library was never developed. This caused a shift in focus by the 
late 80s towards the development of efficient simulation tools that would allow automatic 
transistor sizing and development of standard cells such as opamps. Two of the earliest 
reported tools for automatic opamp design were Opasys, and Oasys [34]-[38].  
Automatic Hierarchical Knowledge Based Design (1995 – Present) 
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After relatively mediocre success with analog standard cell libraries, researchers shifted 
focus towards abstraction, and hierarchical design automation for analog circuits. 
Applications of complex algorithms such as genetic algorithms began as an attempt to 
replace the intuition of analog designers. This approach was dubbed knowledge based 
analog synthesis, which gave birth to wide spread IP reuse. However, one of the major 
drawback of this approach is that often multi-level hierarchical optimization is required for 
analog systems which was not possible with such tools. However, a large portion of these 
tools were integrated into the simulation tools that are utilized even today for example 
circuit optimizer in Spectre is a combination of algorithms developed since the late 80s [39]-
[43].       
Field Programmable Analog Array (1998 – Present) 
By early 1990s, field programmable gate arrays for digital applications had become quite 
common, which triggered a wave of new research towards development of the analog 
equivalent of a general purpose programmable sea of blocks. This was dubbed the field 
programmable analog array (FPAA). However, FPAA researchers faced the same challenges 
as the tool developers for analog synthesis. The sheer number of parameters to be optimized 
simultaneously, and the trade-off of performance and reconfigurability is too costly. 
Research on FPAAs is still going strong, and is showing promise with the increase of digitally 
assisted analog circuits. [44]-[49] 
Analog design with Digital Tools (2008 – Present) 
In 2008, the first ever analog/RF blocks completely implemented using digital standard cells 
and design flows was reported at the University of Michigan. This started a trend towards 
migrating traditionally analog blocks to all-digital, synthesizable architectures which then 
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could be implemented using standard digital synthesis and place-and-route tools. A number 
of different blocks such as ultra-wide band transmitters, time-to-digital converters, all-
digital PLLs, and ADCs, have been reported to date [50]-[52][65][66][33]. This approach 
shows promise, and is the focus of this thesis. 
Digital vs. Analog Synthesis in Industry   
To further understand the disparity between analog synthesis tools versus the digital tools, 
a brief study was conducted on the current state of commercial analog tools, and the digital 
synthesis tools. As can be seen in Figure 2.6, there are barely any tools that allow analog 
synthesis. The only tools that the authors were able to locate that claim analog synthesis, and 
are commercially available are filter design tools.  
 
Figure 2.6: Current state of commercial digital vs. analog tools [53][57] 
However, these tools have severe limitations, and often accompany chip manufacturers 
development kits. On the other hand, there is a plethora of digital tools available. Very 
complex digital systems can be completely implemented using automated tools [53][57].    
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2.4. Current State of Commercially Available Analog Layout Tools  
A number of companies offer “automatic” analog layout tools that come with a wide range of 
capabilities. The common goal, however, is to increase productivity and shorten the physical 
design cycle. Three of the most popular analog layout tools are discussed in this section.  
  Synopsys Helix – Device Level Placement for Custom Design [54]  
Synopsys offers an analog layout tool known as Helix which automates layout of analog 
blocks such as PLLs, ADCs, SerDes [54].  This design tool depends on prior generation of 
parametric cells that require an additional suite of design tools (PyCells or Sagantec). 
Moreover, Helix is meant to be used to generate an initially estimated floor plan, and estimate 
the parasitics, and the designs are DRC-aware which result in design time savings.  
 Cadence Virtuoso –Electrically Aware Design (EAD) [55]  
The layout design tool offered by Cadence Systems offers a unique real-time DRC and 
parasitics feedback to the designer as the designer lays out an analog block. This results in 
significant design time savings by reducing the number of iterations that are often required 
to fix DRC and layout parasitics. However, the analog blocks are still custom laid out by a 
designer.  
Tanner EDA – HiPer Design Suit [56] 
Tanner EDA offers a powerful analog layout tool that comes with automated device 
generation, place and route. However, this tool is severely limited in it’s capabilities with 
advanced technologies nodes. To date, this tool has only been reported to work with 
technologies nodes up to 90nm.  
Proposed Design Methology vs. Commercial Analog Layout Tools  
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A detailed comparison of the above mentioned design tools to the proposed design 
methodology is given in Error! Reference source not found..  
Table 2.1: Commercial Layout Tools vs. Proposed Design Methodology 
Comparison Metric  Synopsys 
Helix  
Cadence 
EAD 
HiPer  Proposed Design 
Methodology  
Device Level Layout 
Automation 
Yes No Yes No 
Cell to Top level layout 
automation  
No No Yes Yes 
Utilizes Existing Design 
Tools 
No No No Yes 
Readily integrated with 
Digital 
No  No No Yes  
DRC/Parasitic Aware  Yes  Yes No Yes 
 
It can be seen from the table above, the layout automation tools that are available in the 
market today only solve a portion of the problem. One significant step forward is the real-
time parasitics feedback to layout design. This can reduce the number of design iterations. 
However, the proposed design methodology is differentiated from the existing analog layout 
automation tools in two ways: 1) No additional tools or training is required 2) designs are 
readily integrated with digital.    
2.5. A New Analog Synthesis Philosophy   
The proposed analog synthesis philosophy is highlighted in Figure 2.7. The main goal of the 
idea behind this philosophy is to pay special attention to innovation at every level of the 
hierarchy throughout the design process while keeping in mind what the limitations of 
existing digital tools are. This allows for an accelerated design, and significantly reduces the 
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design time without compromising the performance of analog circuits. Various hierarchical 
steps of the design methodology are described below:    
Device Sizing:   Analog design starts at the very bottom where the size of the transistors 
that make up various circuits is determined. Today, an average analog designer believes 
that digital synthesis only allows minimum length devices, and limited sets of widths. 
However, this is not the case. It is possible to design circuits with unconventional aspect 
ratios, abstract these as custom cells, and integrate them with the standard cell libraries. 
The first step towards synthesizing analog blocks is the ability to design with 
unconventional aspect ratios.  
Cell Level Design: In order to bridge the gap between completely synthesized circuits 
and the analog performance, new cells must be designed and added to the existing digital 
standard cell libraries. If the cells are designed with analog performance in mind, and laid 
out at the standard cell grid, one can make the trade-off between performance, and the 
length of the design cycle [33].  
Architectural Design: As mentioned earlier, one of the major challenges a synthesized 
analog circuit faces is that the performance does not compare to those of fully custom 
hand crafted designs. Though it might not be possible to achieve equal performance, 
many decisions made at the architectural level can mitigate the performance loss greatly. 
An approach similar to logic simplification should be applied to analog architectures. 
Often, the functionality can be maintained by removing a few of the non-essential blocks 
by migrating the complexity to the digital domain. For example, the divider can be 
eliminated from a PLL without losing programmability or performance of a PLL [33]. 
Further details of this simplification will be discussed in the later chapters.    
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Figure 2.7: Analog Circuit Design Innovation Chain 
2.6. The Design Methodology 
The steps of the analog synthesis methodology are discussed below.  
Step 1: Unit Cell Design 
The first step is to augment the digital standard cells library with some analog unit cells that 
are optimized for analog performance. For example, in a PLL design, the most crucial 
component is the oscillator. The unit cells that make up the oscillators (e.g. tunable delay 
cell) are custom designed. These cells must be laid out in accordance with the standard cell 
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grid and integrated with the existing digital design flows [33].  This is illustrated in Figure 
2.8 below.  
 
Figure 2.8: Cell design step [33] 
Step 2: Macro/Sub-block Design  
 
 
Figure 2.9: Illustration of Macro Design 
Once the unit cells have been designed, the next step is to design a unit macro that will 
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the previous step. HDL code is written for one stage of critical blocks such as the oscillator 
or a delay line in a PLL. Moreover, the placement is forced in order to achieve matching. This 
is all done with a script and can be reiterated very easily [33].  An illustration of this step is 
given in Figure 2.9.  
Step 3: Verification & Iterations  
Once the macro has been designed, it must be simulated and verified to make sure it will 
meet specifications. Figure 2.10 shows the logical flow of the various steps. Depending on 
how far the performance of the macros is from the requirements, designer may need to go 
back to either the cell design or macro design steps to iterate. Because all the design steps 
are scripted beyond the cell design step, the iterations tend to be significantly quicker than 
those in traditional analog design [33].  
1: Cell 
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2: Macro 
Design
3: APR 
Macros
3.5: 
Simulation
Step 4
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Figure 2.10: Verification and iteration step 
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Step 4: Top Level Design and Integration   
Once the macros have been verified, the top level design and integration can begin. In this 
step, the entire design is brought together with HDL code, and integrated (see Figure 2.11). 
The digital components can be verified using digital simulations tools, and the results can 
then be augmented with analog models [33].  
 
Figure 2.11: Top level design and integration 
Step 5: Top Level Physical Design    
The last step in the design methodology is to perform automatic place and routing of the top 
level design. In this step, the top level design is run through an APR tool such as Encounter. 
The result is a top level PLL, as illustrated by in Figure 2.12 [33].  
 37 
 
 
Figure 2.12: Top level physical design 
2.7. Conclusion  
In conclusion, the main goal of this methodology is to make the analog design process 
conform to the digital design process in order to use automatic design tools only available in 
the digital CAD flow as much as possible to accelerate the design time. This results in a 
significant reduction in non-recurring engineering cost as well as allows better integration. 
Figure 2.13 shows what the analog design looks like when done using this methodology. 
Compared to Figure 2.1, the steps that are automated in the digital design flow are also 
automated here.  
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Figure 2.13: Analog design Y-chart using the proposed design methodology 
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Figure 2.14: Analog design representation using the proposed design methodology 
Figure 2.14 above shows what the design process for a typical analog block looks like when 
the proposed design methodology is utilized. The entire design process beyond the initial 
cell design is migrated to digital design tools. This allows quick design iterations and a 
significant reduction in design time. The ability to quickly design mixed-signal circuits will 
be of utmost importance with increased electronics demand.  
This methodology has been proven in silicon, and a number of research prototypes were 
fabricated. Two of the prototypes are discussed in the following Chapter 4 & Chapter 5 .  
Lastly, automated layout design methodologies for analog have been proposed before. 
Significant research resources have been spent on developing analog synthesis and layout 
tools with no avail. However, there are some automatic analog layout tools available in the 
market today. Each of these tools require additional training for the designers, are expensive 
and the resultant layout cannot be readily integrated with digital designs.  
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Chapter 3   
Enhancing DCO Resolution  
We know from [58] that the dominant source of phase noise in ADPLLs is the quantization 
noise in the TDC and the DCO. This chapter explores possibilities for resolution enhancement 
while optimizing power, that are amenable to design and synthesis in a digital CAD flow. It 
is worth mentioning here that only truly digitally controlled ring oscillators are considered 
in this chapter, and this analysis doesn’t apply to LC oscillators. In other words, all control 
voltages are assumed to have a value of 0 or VDD, and no voltage tuning via a digital-to-
analog converter or otherwise is used. Therefore, the frequency can only be tuned with 
discrete steps, and the oscillator responds instantaneously to a change in the frequency 
control word.    
3.1. Assumptions & Specifications  
The design of digitally controlled ring oscillators is a challenging and recursive process 
which is often facilitated by powerful simulation tools. Therefore, a number of simplifying 
assumptions will be made here in order to gain design insight without getting buried in 
complicated mathematics. The assumptions, design requirements, and specifications are 
summarized in Table 3.1. In addition, a number of constraints are set by the process 
technology, the design methodology, and the DCO architecture selection. Those limitations 
are as following:  
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1. Tunable delays must be amenable to implementation in a digital standard cell form 
factor in order to facilitate automatic placing and routing of the ring oscillator. This 
primarily constrains the size and/or speed of these elements to be on the same order 
as that of a standard cell (e.g. a minimum sized inverter).  
2. Only digitally tunable switch capacitors & buffers are considered for frequency tuning 
of the DCO. There are several options and implementation variants of tunable 
oscillators. Upon evaluating several options, we concluded these two were the most 
practical for implementation in a VLSA flow, and therefore restrict the analysis to 
these elements.  
Table 3.1: Assumptions and design specifications 
Specification/Assumption  Value  Comment  
Number of stages  K K-stage digitally controlled ring oscillator   
Tuning steps per stage  N Total tuning steps: 𝑁 ∙ 𝐾 for large N 
Linearity - Assuming we are designing for fine control 
and frequency tuning will be linear. 
Delay model  - We will be using a simplified capacitor 
charge/discharge model for delay/frequency 
calculations. 
DCO Frequency tuning range (∆f )  𝑓𝑚𝑖𝑛  𝑡𝑜 𝑓𝑚𝑎𝑥   1
2𝐾𝑡𝑑𝑚𝑎𝑥
 𝑡𝑜 
1
2𝐾𝑡𝑑𝑚𝑖𝑛
   
Delay  tuning range  𝑡𝑑𝑚𝑖𝑛 𝑡𝑜 𝑡𝑑𝑚𝑎𝑥  As capacitors are added, the delay will shift 
away from the original specifications. 
Therefore, more current must be injected in 
order to bring it back to the original 
specifications.  
Nominal minimum delay per stage  𝑡𝑑0 𝑡𝑑0 = 
𝐶𝐿_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷/2
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
 
Minimum sized buffer’s intrinsic 
capacitance 
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟  𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟 ∝ (𝑊𝐿)min _𝑏𝑢𝑓𝑓𝑒𝑟  
Cint_min_buffer : Cdiff & Cgate   lumped together 
External fixed capacitance  Cext_fixed Consists of wiring capacitance, and any 
parasitics that are added when turning 
buffers/switches are added  
Minimum current  𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟  
𝑘′ (
𝑊
𝐿
)
min _𝑏𝑢𝑓𝑓𝑒𝑟
[(𝑉𝐷𝐷 − 𝑉𝑇)𝑉𝐷𝑆𝐴𝑇 −
𝑉𝐷𝑆𝐴𝑇
2
2
] 
Relative aspect ratios  
(
𝑊
𝐿
)
𝑛,𝑝
 (
𝑊
𝐿
)
𝑝
= 2 (
𝑊
𝐿
)
𝑛
 
Voltage supply  VDD = 1  
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3.2. Tuning Delay with a Switched Capacitor  
One way to tune delay (and frequency) digitally is to add digitally controlled switched-
capacitor elements at the output node of the ring oscillator buffers – shown in Figure 3.1. 
This allows linear tuning of delay since the delay is linearly proportional to the load 
capacitance. We will assume that we are adding N switched capacitors per stage.  
The delay, td, in Figure 3.1 can be expressed as [59]:    
𝑡𝑑 = 𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑 + 𝑛 ∙ 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
) 
(3.1) 
 
Where td0 is the intrinsic delay of the buffer without any external loading (i.e. without the 
switch capacitor), 𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑 is the fixed external capacitance loading the buffer (e.g. wiring 
capacitance & the parasitic capacitance added by the switch) that will vary non-linearly with 
N, 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒 is the incremental capacitance added by one switched capacitor stage being 
activated, n is the digital control word and ranges from 0 to N, and Cint_min_buffer is the internal 
fixed capacitance of the minimum sized buffer. 
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Figure 3.1: (a) Unloaded buffer (b) Switch capacitor on (c) off (d) delay waveform 
Here we will make some further simplifying assumptions. First, we assume we are 
targeting high frequencies, therefore the buffers in the ring oscillator will use transistors that 
are near minimum-sized for the given process to achieve the smallest nominal gate delay. 
Second, a switched capacitor load element (designed as shown in Figure 3.1) would also use 
minimum-sized transistors in order to achieve the finest possible resolution control. These 
assumptions result in the loading capacitance of a single switched capacitor element being 
on the order of the intrinsic capacitance of the buffer (Cint_min_buffer). More specifically, we 
assume the minimum size NMOS device adds a tunable capacitance value 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒 .  We 
must also note that Cext_fixed is a non-linear function of N, the total number of tunable 
switched-capacitors.  
Now we can compute td(n) (from Figure 3.1) as follows:  
 44 
 
𝑡𝑑(𝑛)  = 𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁) + 𝑛 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
) (3.2) 
𝑡𝑑(𝑛) = 𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
) + 𝑡𝑑0 (
𝑛 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)    (3.3) 
Δ𝑡𝑑 = 𝑡𝑑0 (
𝑛 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)    (3.4) 
Therefore, the resolution is determined by the external tunable capacitance relative to the 
fixed capacitance (made up of wiring, switch parasitics and intrinsic capacitance of the 
buffer).  For fmin, we can set n=N in equation 3.3, and for fmax , n=0.  
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∆td
Number of CLOSED Switches
n
T
o
ta
l 
D
e
la
y
, t
d
VDD
Cext_fixed = Cwire + Cpar_switch
. .
 .
VDD
. .
 .
. . .
VDD
. .
 .
Cext_tunable
Stage 2Stage 1 Stage K
Delay =  tdmin , Frequency = fmax
All switches are OPEN
VDD
Cext_fixed = Cwire + Cpar_switch
. .
 .
VDD
. .
 .
. . .
VDD
. .
 .
Cext_tunable
Stage 2Stage 1 Stage K
Delay =  tdmax , Frequency = fmin
All switches are CLOSED
 
Figure 3.2: Maximum and minimum frequency scenarios 
 45 
 
Frequency Resolution  
As a specific example, let’s assume that we tune Cext_tunable with a minimum sized NMOS 
devices and that Cext_tunable = (1/3) Cint_min_buffer . This means that the delay can be tuned with 
a step size of td0/3. The intrinsic delay in a 65 nm CMOS technology (used to fabricate the 
first prototype) is approximately 10ps.  Therefore, a switch capacitor allows tuning delay 
with ~3ps steps – which translates to approximately 500 kHz step @ 400 MHz frosc. This 
frequency step is too large, and alternative methods of delay/frequency tuning are 
discussed in the following sections.   
From 3.3, we can calculate the frequency of the DCO:  
𝑓(𝑛) =
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝑡𝑑0
(
1
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟+ 𝐶𝑒𝑥𝑡𝑓𝑖𝑥𝑒𝑑
(𝑁)+𝑛𝐶𝑒𝑥𝑡𝑡𝑢𝑛𝑎𝑏𝑙𝑒
)    (3.5) 
𝑑
𝑑𝑛
𝑓(𝑛) =
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝑡𝑑0
(
− 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
(𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟+ 𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)+𝑛𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒)
2)    
(3.6) 
Therefore, if large frequency tuning range is required, this is a very non-linear method of 
frequency tuning.  
Power Consumption 
The power of a ring oscillator using static CMOS buffers is:  
𝑃 = 𝐶𝑉𝐷𝐷
2 𝑓 (3.7) 
As illustrated in Figure 3.2, Maximum frequency is achieved by opening all N switches. 
Therefore, the external capacitance is at its minimum in all K stages of the ring oscillator.   
𝑃𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠_𝑜𝑓𝑓 = 𝐾(𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁))𝑉𝐷𝐷
2 𝑓𝑚𝑎𝑥 (3.8) 
When all switches are turned on:  
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𝑃𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠_𝑜𝑛 = 𝐾[𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁) + 𝐶𝐿_min _𝑏𝑢𝑓𝑓𝑒𝑟 +  𝑁𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒]𝑉𝐷𝐷
2 𝑓𝑚𝑖𝑛 (3.9) 
From equation 3.3,  
1
𝑓𝑚𝑎𝑥
= 𝑡𝑑𝑚𝑖𝑛 = 2𝐾𝑡𝑑(0) = 2𝐾𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)    (3.10) 
1
𝑓𝑚𝑖𝑛
= 𝑡𝑑𝑚𝑎𝑥 = 2𝐾𝑡𝑑(𝑁) = 2𝐾𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
) + 2𝐾𝑁 𝑡𝑑0 (
𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)    (3.11) 
Therefore, maximum and minimum power levels are:  
𝑃𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠𝑜𝑓𝑓 = [𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝐶𝑒𝑥𝑡𝑓𝑖𝑥𝑒𝑑(𝑁)] (𝑉𝐷𝐷)
2
1
2𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡𝑓𝑖𝑥𝑒𝑑
(𝑁)
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)
 
= 𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟(𝑉𝐷𝐷)
2
1
2𝑡𝑑0
= 𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 
 
(3.12) 
𝑃𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠_𝑜𝑛 = [𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁) + 𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟 +  𝑁𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒](𝑉𝐷𝐷)
2
1
2𝑡𝑑0 (1 +
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)+𝑁 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
)
 (3.13) 
= 𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
1
2𝑡𝑑0
= 𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟  
 
From 3.12 & 3.13 we can conclude that power stays constant. 
3.3. Tuning Delay with Parallel Buffers  
Next, we will discuss delay tuning by switching parallel buffers on/off - as shown in Figure 
3.3. We begin with a minimum sized buffer (Figure 3.3a), and maximum delay is achieved by 
turning all the switchable buffers off (Figure 3.3b), and the minimum delay is achieved when 
all the buffers are turned on (Figure 3.3c).  The delay is to be tuned between td2 and td1 with 
N steps. 
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Figure 3.3: Tuning delay with parallel buffers 
Simplified expression for the delay of a minimum sized buffer is as following: 
𝑡𝑑0 = 
𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷/2
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
 
(3.14) 
Note: The assumptions discussed in section 3.1 are valid in this analysis as well.   
We are to design a digitally tunable delay element by adding N parallel buffers to the 
minimum sized buffer. The desired delay tuning range is tdmin to tdmax which is achieved by 
turning off buffers. Each of the additional buffers has 𝐶𝐿 ∝ (𝑀𝑊𝐿) since the aspect ratio of 
additional buffers is ∝
𝑊
𝑀𝐿
 . This results in total overall Cext_fixed:  
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑 ∝ (𝑊𝐿)𝑚𝑖𝑛 + (𝑀𝑊𝐿)min [1] + (𝑀𝑊𝐿)min [2] …+ (𝑀𝑊𝐿)min [𝑁]  (3.15) 
𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑 ∝ (𝑀𝑁 + 1)(𝑊𝐿)𝑚𝑖𝑛 ∝ (𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟 (3.16) 
𝑡𝑑(𝑛) =  
(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷/2
𝐼𝐷𝑆𝐴𝑇_min_𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑛𝐼𝐷𝑆𝐴𝑇_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
 
(3.17) 
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𝑓(𝑛) =  
𝐼𝐷𝑆𝐴𝑇_min_𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑛𝐼𝐷𝑆𝐴𝑇_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
2𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷/2
 
(3.18) 
We know that 𝐼𝐷𝑆𝐴𝑇_𝑡𝑢𝑛𝑎𝑏𝑙𝑒 by design is:  
𝐼𝐷𝑆𝐴𝑇_𝑡𝑢𝑛𝑎𝑏𝑙𝑒 = 
𝐼𝐷𝑆𝐴𝑇_min_𝑏𝑢𝑓𝑓𝑒𝑟
𝑀
 
(3.19) 
Therefore, the frequency resolution is:   
𝑑
𝑑𝑛
𝑓(𝑛) =  
𝐼𝐷𝑆𝐴𝑇𝑡𝑢𝑛𝑎𝑏𝑙𝑒
𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
=
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
𝐾𝑀(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
  
(3.20) 
We can see from 3.19 that the frequency resolution is a strongly non-linear function of the 
number of tunable buffers as well as the relative size of the tunable buffer – captured by M.  
To calculate the minimum frequency, n = 0:  
1
𝑓𝑚𝑖𝑛
= 2𝐾𝑡𝑑(0) =  
𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
 
(3.21) 
The maximum frequency can be calculated by setting n=N:  
1
𝑓𝑚𝑎𝑥
= 2𝐾𝑡𝑑(𝑁) =  
𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑁𝐼𝐷𝑆𝐴𝑇𝑡𝑢𝑛𝑎𝑏𝑙𝑒
 
(3.22) 
The power levels when all buffers are on/off can be expressed as following:  
𝑃𝑏𝑢𝑓𝑓𝑒𝑟𝑠_𝑜𝑓𝑓 = 𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
2 𝑓𝑚𝑖𝑛 (3.23) 
𝑃𝑏𝑢𝑓𝑓𝑒𝑟𝑠_𝑜𝑛 = 𝐾(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟)𝑉𝐷𝐷
2 𝑓𝑚𝑎𝑥 (3.24) 
By substituting the values of fmin, and fmax into 3.23 & 3.24:  
𝑃𝑏𝑢𝑓𝑓𝑒𝑟𝑠_𝑜𝑓𝑓 = 𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷 (3.25) 
𝑃𝑏𝑢𝑓𝑓𝑒𝑟𝑠𝑜𝑛 = (𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑁𝐼𝐷𝑆𝐴𝑇𝑡𝑢𝑛𝑖𝑛𝑔)𝑉𝐷𝐷 (3.26) 
If we substitute 3.22 into 3.26, then 
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 𝑃𝑏𝑢𝑓𝑓𝑒𝑟𝑠𝑜𝑛 = (1 +
𝑁
𝑀
) 𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷 
(3.27) 
Frequency Resolution  
High delay/frequency resolution can be achieved using this approach. However, the power 
consumption is inversely proportional to the resolution. The frequency resolution of this 
approach is given by 3.19.  
Power Consumption 
As expresses in 3.27, the power consumption of this approach proportional to the total 
number of added of buffers, N, and the relative size of the added buffers.  
3.4. Pulse Width Modulated Delay/Frequency Tuning  
So far we have discovered two major issues with the switch capacitor tuning and parallel 
buffer tuning: 
1. The minimum achievable frequency step is too large with switched capacitors, and 
resolution vs. switched-capacitor is a highly strong non-linear function which could 
cause problems if used in  a PLL. Nonlinear frequency tuning could cause the PLL to 
be either unstable or cause spurs.    
2. The power consumption could be too high with parallel buffers approach  
Now we present a new technique for frequency tuning which is based on pulse width 
modulation that achieves the same high resolution of buffer switching without the non-
linearities, but at the power consumption levels of switched capacitor tuning.  
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Instead of having a large bank of switchable buffers or capacitors, consider using only 
one switchable buffer per stage, and then turning it on/off only for a portion of the DCO 
period. For example, Figure 3.4 illustrates what the delay would look like when a single 
parallel switchable delay element is turned on/off for the entirety of the DCO period. In this 
case, the delay resolution is limited (or set) by the size of switchable delay element.  
VDD
EN
OUTIN
IN
OUT
EN
td
td1
td2
Time
td1 td2
(a)
(b)  
Figure 3.4: Tuning delay by turning on/off a buffer for the entirety of the period 
The delay can be tuned with much finer steps than what a single switchable buffer can 
provide by turning on the switchable buffer only for a portion of the period and varying 
(tuning) that portion of time. By only enabling the switched buffer for a fraction of the period, 
the charge/discharge current of the stage is increased for only a fraction of time. As this 
 51 
 
fraction of time is tuned, the time it takes to charge/discharge the load capacitance varies 
with it, ultimately tuning the propagation delay 𝑡𝑑 . Tuning this on-time of the switch buffer 
can be achieved with a pulse width modulator driving the enable input – as illustrated in 
Figure 3.5.  
VDD
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OUTIN
(a)
(b)
PWM
IN
OUT
EN
td
td = td1 - ∆t1
td2
Time
PW1 PW2
td = td1 - ∆t1 - ∆t2
td = td1 - ∆t1 td = td1 - ∆t1 - ∆t2
td1
 
Figure 3.5: Delay as a function of pulse width 
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Figure 3.6: Pulse Width Modulator Based Frequency Tuning in an RDCO 
 
Figure 3.7: Pulse width modulator in a ring oscillator 
A ring oscillator built using delay elements that are tuned with this PWM technique is 
shown in Figure 3.6.  
The function of the PWM-based frequency tuning in a ring oscillator can be further 
understood by studying Figure 3.7. The phase transitions in the ring oscillator that overlap 
the pulse are slightly sped up, while the rest of the transitions stay the same. This slight 
change in the rise/fall times causes a very small delay change, and by tuning the pulse width, 
the frequency of the ring oscillator can be tuned with fine steps.  
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Frequency Resolution  
The frequency can be incremented with extremely small steps using this approach since the 
buffer being controlled by the PWM can be sized to have an arbitrarily small aspect ratio. In 
depth discussion of the resolution is given in section 3.5.  
Power Consumption  
In addition to the power from the two minimum sized buffers per stage, the power from the 
PWM block that produces the signal must also be included. The PWM, as shown in Figure 3.8, 
is switched at the DCO frequency and the power is dominated by the power of a tunable delay 
as well. However, we can utilize the power efficient method of tuning delay (i.e. switched 
capacitors) in the PWM without affecting the frequency of the oscillator. Increasing the 
resolution of the PWM does not affect the DCO frequency as long as the PWM is designed to 
function at the highest possible DCO frequency.  
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Figure 3.8: The pulse width modulator architecture in a ring DCO 
The power consumption of the PWM is dominated by the tunable delay which is responsible 
for modulating the pulse width. Therefore, the power consumption of the entire DCO 
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constructed using the PWM approach is the sum of the switched-capacitor tunable delay and 
the additional buffers that are controlled by the PWM.  
𝑃𝑡𝑜𝑡𝑎𝑙 = 𝑃𝑃𝑊𝑀 + 𝑃𝑟𝑖𝑛𝑔 (3.28) 
PPWM can be computed from 3.10 & 3.11 and the ring power can be computed from 3.26 
where N=M =1:  
𝑃𝑚𝑎𝑥𝑖𝑚𝑢𝑚 = 𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 2𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 (3.29) 
Similarly, at lowest frequency, the entire PWM and the additional buffer in the ring oscillator 
will be off. Therefore, the minimum power consumption is:   
𝑃𝑚𝑖𝑛𝑖𝑚𝑢𝑚 = 𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 (3.30) 
3.5. Resolution using PWM Technique  
To gain further understand of the PWM-based frequency/delay tuning technique, we will 
write an analytical expression for the delay resolution. We can write a closed form 
expression for the delay resolution that is achievable by utilizing the PWM technique by 
considering the maximum average current that a switchable buffer provides. From section 
5.4, the switchable buffer is sized to be twice as big as the minimum sized buffer because the 
pulse width modulator can only provide pulse width tuning up to half of the period. One way 
to look at the PWM functionality is that the PWM-controlled buffer is slightly increasing the 
drive strength of the overall stage by injecting extra current into the load capacitance for a 
fraction of the period. This is illustrated in Figure 3.9. 
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Figure 3.9: Delay resolution as a function of the pulse width 
This increases the average current slightly. The change in current and the delay can be 
expressed as:  
∆𝐼𝐷𝑆𝐴𝑇_𝑤_𝑃𝑊𝑀 = 
∆𝑃𝑊
𝑇𝑑𝑐𝑜
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟;  ∆𝑃𝑊 𝑖𝑠 𝑡ℎ𝑒 𝑃𝑊𝑀 𝐿𝑆𝐵 
(3.31) 
𝑡𝑑(𝑛) =  
2𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷/2
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑛
∆𝑃𝑊
𝑇𝑑𝑐𝑜
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
 
(3.32) 
𝑓(𝑛) =  
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 + 𝑛
∆𝑃𝑊
𝑇𝑑𝑐𝑜
𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
 
(3.33) 
𝑑
𝑑𝑛
𝑓(𝑛) =
∆𝑃𝑊𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝑇𝑑𝑐𝑜𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
 
(3.34) 
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3.6. Drawbacks of PWM-based Frequency Tuning  
As it has been discussed in the previous two sections that using the PWM-based delay tuning 
technique offers significant improvements over the switch-capacitor only or switched-buffer 
only techniques. However, there are a number of drawbacks that must be considered when 
designing a PWM-tuned oscillator. Those issues are discussed in this section.  
 
1. Initial Pulse Width Offset  
One of the issues with tuning frequency/delay using the PWM is that the PWM, as shown 
in Figure 3.8 has an initial PW offset. Therefore, when designing frequency/delay tuning, 
the designer must keep the PWM enabled in order to avoid any jumps in frequency when 
the PWM tuning starts.  
2. Overlap in Transitions is required for robust function  
One of the major challenges with this technique is that there must be sufficient overlap 
between transitions of adjacent stages in a ring oscillator.   
As shown in Figure 3.10, when there is insufficient overlap in the transitions of 
adjacent phases of the oscillator, there is a strong non-linearity in the frequency vs. PW 
curve. This could cause unnecessary spurs when used in a PLL. Therefore, the designer 
must ensure that there is sufficient overlap between transitions.   
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Figure 3.10: Different scenarios of PWM-based frequency tuning 
3.7. Measured Results 
The proposed PWM-based frequency tuning technique was fabricated and utilized in a 400-
460MHz ADPLL that will be discussed in Chapter 4 . With the help of this technique, we were 
able to reduce the frequency tuning LSB size by 20 times (from 1.2 MHz to 60 kHz).  
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Figure 3.11: Differential non-linearity of the PWM frequency control 
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The measured DNL of ultra-fine (PWM) tuning as a function of temperature is presented 
in Figure 3.11. The worst case DNL at 403MHz is -0.55 LSB. Finally, this coarse/fine tuning 
combined with PWM control decouples the resolution versus tuning range tradeoff, and the 
DCO is able to have small quantization error as well as a wide tuning range. Since this is a 
newly proposed technique, the performance as a function of VDD changes, and temperature 
are also shown in Figure 3.11. 
We must emphasize here that the PWM-based DCO resolution enhancement technique is 
an excellent alternative to sigma-delta modulator based DCO resolution enhancement 
because of: (1) lower power consumption, (2) no spurs are introduced. The PWM based 
technique in this particular prototype offers resolution improvements that are equivalent to 
a 3rd order sigma-delta modulator[60]. The power consumption of a typical 3rd order sigma-
delta modulator in 65nm CMOS process is > 3mW, and the PWM based technique only 
consumes 700 µW. Moreover, no spurs are introduced since the PWM technique works at 
the DCO frequency.  
 
 
 
 
 
 
3.8. Conclusion  
A number of frequency/delay tuning techniques were analyzed in this chapter. The 
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power consumption of each of the techniques is compared in Table 3.2.   
Table 3.3 compares the frequency resolution of each of the approaches.  
Table 3.2: Power comparison of the frequency/delay tuning techniques 
Frequency 
Tuning 
Technique  
Minimum Power Maximum Power Comment  
Switched-
capacitor  
𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 Resolution is limited by 
technology. 
Parallel-buffer  𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷 (1 +
𝑁
𝑀
) 𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷 
Power consumption is 
prohibitively large if 
large N is desired 
PWM-based  𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 3𝑉𝐷𝐷𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟 This technique 
linearizes the trade-off 
between resolution and 
power instead of a 
quadratic relationship.  
 
Table 3.3: Frequency resolution comparison 
Frequency Tuning Technique  Frequency Resolution 
Switched-capacitor  𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝑡𝑑0
(
− 𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒
(𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟+ 𝐶𝑒𝑥𝑡_𝑓𝑖𝑥𝑒𝑑(𝑁)+𝑛𝐶𝑒𝑥𝑡_𝑡𝑢𝑛𝑎𝑏𝑙𝑒)
2)    
Parallel-buffer  𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
𝐾𝑀(𝑀𝑁 + 1)𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
 
PWM-based  ∆𝑃𝑊𝐼𝐷𝑆𝐴𝑇_min _𝑏𝑢𝑓𝑓𝑒𝑟
2𝐾𝑇𝑑𝑐𝑜𝐶𝑖𝑛𝑡_min _𝑏𝑢𝑓𝑓𝑒𝑟𝑉𝐷𝐷
 
 
We have shown that the power-resolution trade-off is a complex parabolic function when 
switchable-buffers are used, and the frequency resolution is too coarse when only minimum 
sized switched-capacitance elements are used. However, the PWM-based frequency tuning 
technique linearizes the relationship – resulting in significant power reductions while 
maintaining fine frequency resolution.  
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Chapter 4   
An Automatically Placed and Routed 
400-460 MHz ADPLL 
In 2009, the federal communications commission (FCC) added additional frequency bands 
to the existing medical implant communication service (MICS) band. A group of five 
frequency bands between 400 and 457MHz are defined as MedRadio bands. These frequency 
bands are: 401-106 MHz, 413-419 MHz, 426-432 MHz, 438-444 MHz and 451-457 MHz 
[61][62].  This has opened to new possibilities for development of wireless communication 
devices for wireless health monitoring and medical implantable devices. However, these 
applications require ultra-low power consumption and are typically size constrained. One of 
the key components of a wireless transceiver, as highlighted in Chapter 1 , is the local 
oscillator (LO). The LO (typically a phase-locked loop based system) is often responsible a 
significant portion of power consumption and the overall chip area. At sub-GHz frequencies, 
the required silicon area of LC-PLLs can be prohibitive and often external components are 
required. Therefore, all-digital PLL architectures are becoming an increasingly popular way 
of frequency generation.  
All-digital phase-locked loops (ADPLLs) are preferred for frequency generation over 
traditional analog PLLs to take advantage of process scaling [62]-[65]. ADPLL architectures 
offer area savings by eliminating large loop filters, reconfigurability of the loop gain and 
bandwidth, and are mostly portable across processes. However, ADPLL performance 
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inherently suffers due to TDC and DCO quantization errors which contribute to the in-band 
and out-of-band phase noise [67][66]. Moreover, most ADPLLs use DACs and ∆∑ modulators 
(DSM) to improve the DCO resolution, which require carefully matched custom design [67]-
[76].  
The next logical step for ADPLLs is to utilize digital synthesis and automatic place-and-
route (APR) flows to simplify the design phase and facilitate easier integration with SoCs. 
Some traditionally mixed-signal systems such as ADCs and ADPLLs are already being 
implemented with digital synthesis tools [64][65]. A sub-sampling, integer-N ADPLL is 
presented in this chapter. What distinguishes this ADPLL from others is that it was 
completely designed and APR-ed using digital design flows. Secondly, a pulse-width-
modulator (PWM) based DCO resolution enhancement technique that replaces the 
traditional DAC and DSM is discussed. The PWM technique has the advantage of introducing 
no spurs, and allows DCO tuning with 59kHz steps. An adaptive digital loop filter (DLF) [71] 
is implemented to allow a large lock-in range as well as have low bandwidth to suppress TDC 
noise. The ADPLL FoM is -218dB at 403MHz, and covers the entire MedRadio range (401 to 
457MHz). 
In addition to the innovative approach to reducing the DCO quantization noise, the 
following architectural modifications were made for further power and area savings.  
1. The divider was removed, making it a sub-sampling ADPLL architecture. The benefits 
of removing the divider are twofold: a) better phase noise since the loop phase noise 
is typically multiplied by N2 where N is the divider ratio, b) lower power and silicon 
area.  
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2. The ring-based DCO was used as the delay line for the TDC – further reducing the area 
and power. This is also called an embedded TDC architecture.  
4.1. Sub-sampling ADPLL Model  
Figure 4.1 shows a model of a typical ADPLL. It consists of a phase detection scheme 
(typically a time to digital converter), digital loop filter, digitally controlled oscillator, and a 
divider.  In this simplified model, the phase noise can be separated in two parts: 1) DCO noise 
which dominates the out-of-band phase noise, and 2) loop noise which typically consists of 
reference noise, TDC noise, and the divider noise.  
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H(z)
1
N
∆fDCO
1
s 
Φref Φout
TDC DLF DCO
Divider
 
Figure 4.1: Typical ADPLL model 
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Figure 4.2: ADPLL model with phase noise contributors 
Figure 4.2 illustrates how the noise sources in each of the sub-blocks of PLL appear in the 
loop. Before continuing further, the following assumptions are made in order to simplify the 
noise analysis.  
1. Reference noise is negligible compared to the TDC and divider noise  
2. DLF noise is negligible if designed properly (i.e. large bit width) 
3. Quantization noise of the TDC and DCO are the two dominant sources of noise  
As mentioned earlier, the noise sources can be separated into the in-band loop noise, and 
out-of-band DCO/VCO noise. Figure 4.3 shows what the individual noise sources look like 
versus frequency offset, and the overall PLL noise, where fc is the bandwidth of the PLL. 
According to [77], an optimized PLL typically is optimized with both noise sources in mind. 
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Figure 4.3: Breakdown of two dominant phase noise sources[77] 
Many noise reduction techniques have been studied extensively in literature [78]-[80].  
As shown in Figure 4.2, phase noise at the input of the divider directly appears at the output 
of the ADPLL. Therefore, we can calculate the divider-input referred single side band loop 
noise power as following:   
ℒ𝑙𝑜𝑜𝑝 =
1 
2
𝑁2. (𝑆𝑟𝑒𝑓 𝑛𝑜𝑖𝑠𝑒 + 𝑆𝑑𝑖𝑣 𝑛𝑜𝑖𝑠𝑒 + 𝑆𝑇𝐷𝐶 𝑛𝑜𝑖𝑠𝑒 + Δ𝑡𝑇𝐷𝐶
2. 𝑆𝐷𝐿𝐹 𝑛𝑜𝑖𝑠𝑒) 
(4.1) 
 
If the divider is removed, the ADPLL becomes a sub-sampling ADPLL as illustrated in Figure 
4.4.   
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Figure 4.4: Noise model of a dividerless ADPLL 
Assuming that the reference noise, and the DLF noise are negligible, then the loop noise 
power of a dividerless ADPLL becomes:  
 ℒ𝑙𝑜𝑜𝑝 =
1 
2
. (𝑆𝑇𝐷𝐶 𝑛𝑜𝑖𝑠𝑒) 
(4.2) 
 
Therefore, the in-band phase noise can now be optimizing by simply optimizing the TDC 
quantization noise. The effect of TDC quantization has been studied in literature in great 
detail. The design equation for ADPLL in-band phase noise due to uniformly distributed TDC 
quantization noise can be written as [58]:  
𝑆𝑃𝐿𝐿 𝑖𝑛−𝑏𝑎𝑛𝑑 = (2𝜋.
Δ𝑡𝑇𝐷𝐶
𝑇𝐷𝐶𝑂
)
2
.
1
12𝑓𝑅𝐸𝐹
 
(4.3) 
 
In the equation above, ∆tTDC is the resolution of the TDC, and TDCO is the period of the digitally 
controlled oscillator.  
Similarly, the out-of-band phase noise that is dominated by the uniformly distributed DCO 
quantization noise can be described as:  
𝑆𝑃𝐿𝐿 𝑜𝑢𝑡−𝑜𝑓−𝑏𝑎𝑛𝑑 = (2𝜋.
Δ𝑓𝐷𝐶𝑂
𝑓𝑅𝐸𝐹
)
2
.
1
12𝑓𝑅𝐸𝐹
 
(4.4) 
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Therefore, a sub-sampling ADPLL that does not have a divider can be designed using 
equations 3.3 and 3.4.  
TDC Quantization Noise:  
The TDC resolution is a function of delay per stage. However, in this particular ADPLL, the 
ring oscillator is re-used as the delay line. Therefore, the resolution of the TDC is limited by 
the number of stages of the DCO, and can be expressed as [58]:    
Δ𝑡𝑇𝐷𝐶 = 
𝑇𝐷𝐶𝑂
2.𝑁𝑑𝑐𝑜 𝑠𝑡𝑎𝑔𝑒𝑠
 
(4.5) 
 
However, in an ADPLL, the TDC quantization noise can be further reduced by averaging the 
output of the TDC.   
DCO Quantization Noise:  
The DCO quantization noise can be reduced by improving the resolution of the DCO. A 
number of architectural solutions already exist, e.g. dithering. However, they all come at the 
expense of added power, and complexity. A novel approach to enhancing the DCO resolution 
using pulse width modulation (PWM) was developed as a part of this thesis and is further 
discussed in the later sections.   
Disadvantages of Dividerless ADPLL:  
A sub sampling PLL is unable to distinguish between different harmonics of the reference 
frequency which makes it quite challenging to lock and tune the frequency of a sub sampling 
ADPLL. Therefore, the ADPLL may lock to a false and undesired division ratio. A temporary 
(transient mode) frequency lock loop solves this problem. The FLL can be shut off once the 
correct harmonic has been captured. The solution to this problem is discussed in Chapter 5 .  
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Moreover, the pull-in range of the ADPLL is a function of the reference frequency. In order 
to collect sufficient information from the sub sampled output frequency, the error frequency 
must be Nyquist sampled. The relationship between pull-in range and the reference 
frequency can be expressed as followed:  
Pull − in Range =  𝑁𝑓𝑟𝑒𝑓 ±
𝑓𝑟𝑒𝑓
2
 
(4.6) 
 
Where N is the division ratio.  
Therefore, if an output frequency of 403 MHz is desired, and the reference frequency is 
40.3 MHz, the ADPLL can correctly lock to the desired harmonic if the initial output 
frequency is anywhere between 382.85 MHz and 423.15 MHz. In this ADPLL presented in 
this chapter, it was possible to set the initial DCO control word to ensure that the correct 
harmonic was being acquired during locking operation. 
4.2. Overall Architecture of the ADPLL  
Figure 4.5 shows the ADPLL architecture with PWM-based resolution enhancement 
technique. It consists of a ten stage ring DCO, embedded TDC, adaptive DLF and DCO 
controller. The adaptive DLF observes the TDC output (Φerr) over a programmable 
measurement window, and then a decision by the DCO controller state machine is made 
whether to increment or decrement the frequency. The default setting for the measurement 
window is 100 reference cycles, but can be programmed through a scan chain. The DCO 
controller sends a 20b coarse, 20b fine and 7b ultrafine frequency control word to the DCO. 
The coarse and fine control bits are thermometer encoded and the ultrafine frequency bits 
are binary encoded.   
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Figure 4.5: The overall ADPLL architecture 
The entire ADPLL is cell-based and the layout APR-ed, including the DCO and TDC, which 
introduces systematic mismatch in wiring capacitance. The most critical is the stage-to-stage 
mismatch that causes a bounded differential non-linearity in the TDC. The TDC output is 
processed in the DLF in order to mitigate the effect of mismatches as discussed later. 
4.3. Sub-block Design Details   
A. Phase Detection Scheme: Embedded TDC 
The phase detection scheme is based on an embedded TDC [63]. The embedded TDC samples 
all ten phases of the DCO every rising edge of the reference, and encodes the error signal into 
 69 
 
a 5b output (Φerr). If there is a difference between fref and fdco (∆f), the internal edges of the 
DCO will slide with respect to the reference edge, and the Φerr observed by the TDC will be a 
cyclic phase measurement. The slope of Φerr represents the magnitude and sign of ∆f. When 
∆f is small, the TDC resolution is further enhanced by counting (8b counter) the number of 
fref cycles for which Φerr stays at one state, and the resultant TDC LSB becomes Tdco/213  (~300 
fs at 403MHz). The 5b embedded TDC combined with 8b phase counter in the controller 
effectively provide 13b phase resolution. Typically, ADPLLs require the TDC step to be 
normalized to Tdco. This is because the TDC step is independent of the DCO frequency, and 
the loop gain varies as a function of DCO frequency – an undesirable non-linearity. However, 
in the embedded TDC architecture, the TDC step size depends on the delay per stage of the 
DCO and therefore, the step size tracks the DCO period and eliminates the need for TDC step 
normalization.    
B. Digitally Controlled Oscillator 
Figure 4.6 illustrates the architecture of the DCO with PWM circuit driving the control of all 
ultra-fine drivers together. The detailed schematic of the cells used in the DCO and the PWM 
are shown in Figure 4.7 and Figure 4.8. The unit main driver cell is a differential pair with 
cross coupled PMOS loads which can be turned on/off by the EN signal. The unit switch-
capacitor cell is a transmission gate loaded with an NMOS device. The unit ultra-fine driver 
cell is a 40X weaker version of the main driver. These three are the only custom cells in the 
entire ADPLL, and have the same pitch as the standard cells. A 7b PWM signal is generated 
using the same driver and switch-capacitor cells as in the DCO.  The DCO features three 
different step sizes; coarse, fine and ultra-fine. It can be tuned with 9MHz/bit coarse steps, 
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and 1.2MHz/bit fine steps. The coarse steps are set by turning parallel main drivers on/off 
while the fine tuning is done by enabling parallel switch-capacitor cells. The enable of each 
coarse/fine cell is independently indexed by the controller. The details of the PWM circuit 
were discussed in Chapter 3 .  
...
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Figure 4.6: Ring DCO circuit diagram 
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Figure 4.7: Details of one DCO stage 
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C. Adaptive Digital Loop Filter 
The adaptive DLF has low and high gain modes. For large ∆f (difference between fref and fdco), 
the loop operates in the high gain mode and ∆f is measured and used to adjust the loop gain. 
The loop switches to low gain mode when ∆f reaches a target value, after which the gain is 
adjusted based on the phase measurement. The operation of the adaptive DLF and DCO 
controller is illustrated by a timing diagram in Figure 3.5. The DLF observes Φerr over a 
measurement window, and determines the gain mode automatically based on ∆f. When ∆f is 
large, larger bandwidth is desired to settle fast. The loop filter measures the number of 
transitions (Ntrans) in Φerr, essentially differentiating Φerr to obtain ∆f. Ntrans represents the 
magnitude, and the direction of the transition (up/down) represents the sign of ∆f. Based on 
Ntrans, the DLF performs a linear search for the appropriate DCO step size. A programmable 
Nthresh defines the boundary between low gain and high gain modes. Small ∆f is defined by 
the number of Φerr transitions in one measurement window being less than 10. In this case, 
higher resolution is desired and the DLF automatically switches to low gain mode. In low 
gain mode, the phase error is measured by counting the number of reference cycles between 
two transitions of Φerr to get the phase width (Phwidth). This represents how long it takes for 
the DCO edge to slide from one phase to the next; therefore, it represents ∆f. Once the Phwidth 
is known, a linear search chooses one of four small DCO step sizes.  
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Figure 4.8: Adaptive Loop Filtering Technique 
The entire DLF is implemented on chip. This adaptive DLF allows a lock-in range of ±30 
MHz. When the PLL output is locked to the reference, the Φerr behaves like a bang-bang phase 
detector and frequency is controlled with an ultra-fine LSB (59 kHz) around the desired 
frequency.   
In the high gain mode, the effect of stage-to-stage mismatch is alleviated by measuring 
the slope of Φerr (Ntrans) over multiple reference cycles. This way, any differential non-
linearity in the DCO due to stage-to-stage mismatch is averaged because the total delay (sum 
of individual delays) always equals Tdco.  
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4.4. DCO Resolution Enhancement Technique  
A novel resolution enhancement technique was used in this ADPLL. The details of the 
technique were discussed in Chapter 3 . This technique allowed 20X improvement in 
resolution, but only at 50% power penalty.  
4.5. Design Methodology  
The design methodology used to implement this ADPLL is discussed has been discussed in 
detail in Chapter 2 . We utilized automated digital flows to accelerate the design phase. The 
first step is to identify the core, tri-state unit cells that will be arrayed to form a digitally 
tunable delay element, and design and layout these unit cells with the standard cell pitch. 
The unit cells are roughly the size of a D flip-flop standard cell. These cells are then integrated 
with the synthesis and APR flows. Once the cells are integrated, an HDL description of the 
entire ADPLL is used to synthesize and APR it. The tools are also used to create macros for 
sub-blocks to achieve a moderate amount of matching in the layout. For example, in this 
ADPLL, a macro for one stage of the DCO was first APR’d that included three main drivers 
and two switch capacitor cells. This macro was then instantiated in HDL ten times to create 
a ten-stage DCO. This methodology significantly accelerates the design phase because most 
of the design decisions are made at the architectural level; therefore design iterations are 
completely automated. Moreover, the number and complexity of required design rule checks 
grows exponentially with scaling, but with this methodology, this challenge is mostly handed 
over to the tools. 
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4.6. Measurement Results  
This ADPLL performs integer-N synthesis without a divider by subsampling the TDC output 
for division ratios greater than one. The division ratio (N) can be programmed by a frequency 
control word in the controller. The in-band phase noise is -98dBc/Hz for fref=403MHz (N=1 
and BW = 140 kHz) and -87dBc/Hz for 40.3MHz (N=10 and BW = 40 kHz). 
Figure 4.9 shows the output spectrum for fout=403MHz for 403MHz and 40.3MHz 
reference frequencies. The PLL output in lock state with and without PWM-based resolution 
enhancement is shown. This results in 14dB and 11dB improvements in in-band phase noise 
for 403MHz and 40.3MHz reference frequencies, respectively, with a measured rms period 
jitter of 7.9 ps and 13.3 ps. According to equation 4.4, the improvements should be 24 dB & 
21 dB. This discrepancy can be attributed to ring oscillator device noise becoming a 
dominant factor at far out frequencies.   Table 4.1 shows a detailed comparison of various 
measured performance metrics to state-of-the-art work.  The measured phase noise of the 
ADPLL is given in Figure 4.10. The model represented the ADPLL very closely since the 
calculated in-band phase noise was -95 dBc/Hz (-89dBc/Hz measured), and out-of-band was 
-150 dBc/Hz (-141 dBc/Hz measured). In Figure 4.10, measured phase noise is overlaid with 
the mathematic model.  
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Figure 4.9: The output spectrum of the PLL with and without the PWM 
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Figure 4.10: Phase noise of the ADPLL with 403MHz Fref 
The ADPLL is implemented in a 65nm CMOS process, and occupies an active area of 0.1 
mm2. It covers the MedRadio bands and consumes 2.1mA and 3.3mA from a 1.0V supply for 
N of 10 and 1 respectively. The PWM block consumes 770µW and occupies 93x110µm. The 
overall FoM of this PLL is compared with state-of-the-art ADPLLs in Figure 4.11. The die 
photo is also shown in Figure 4.12. Table 3.1 compares more specific performance metrics 
of this work to some recently published state-of-the-art ADPLLs.  
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Table 4.1: Performance comparison with state-of-the-art work 
 This Work [63]   [64]  [67] 
FREF (MHz) 403 40.3 26 544  108/72/36 
FOUT(MHz) 403 403 800 0.7 - 3.5 3100 
RMS Jitter 7.9 ps 13.3 ps 21.5 ps 1.6 ps 1.01 ps 
PN (dBc/Hz) -98  @ 1MHz -87 @ 1MHz -98 @ 1MHz -116 @ 1MHz - 
Area 0.1 mm2 0.1 mm2 0.05 mm2 0.36 mm2 0.32 mm2 
Power 3.3 mA 2.1 mA 2.66 mA 1.6 mA 27.5/26.8/ 
25.8 mA VDD 1 1 1.1-1.3 1 1.2 
Architecture ADPLL ADPLL ADPLL Highly Digital ADPLL 
DAC & ∆∑ No No DAC & ∑∆ Multiple DACs DAC 
Technology 65 nm 65 nm 65 nm 90 nm 65 nm 
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Figure 4.11: Figure of Merit Comparison 
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Figure 4.12: The die photo of the ADPLL 
4.7. Conclusion  
A subsampling integer-N ADPLL that was completely designing used digital design flows was 
presented. This methodology significantly simplifies the design phase for ADPLLs and is 
amenable to process scaling. A PWM based DCO resolution enhancement technique is 
introduced which improves the DCO resolution to 59 kHz/LSB. This resolution enhancement 
 78 
 
is implemented at the DCO frequency, unlike traditional dithering, and therefore does not 
introduce any spurs. The FoM of this APR’d ADPLL is -214 dB, which is comparable to state-
of-the-art ADPLLs not using digital design flows.  
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Chapter 5   
An Ultra-Low Power Near-Threshold 
Clock Generator 
Significant research efforts are being focused on ultra-low power (ULP), small form factor 
mobile devices for applications such as health monitoring and the internet of things. These 
applications seek to extend battery life and/or achieve energy autonomy through energy 
harvesting and ULP design. This places significant constraints on the active and sleep power 
consumption of every component, requires higher levels of integration, and ULP design 
[81],[83]. Reducing the supply voltage (VDD) of digital circuits to the minimum energy point, 
typically near or below Vth, is an effective way to save power. In near-Vth computing (NTC), 
the clock frequencies are typically below 1 MHz, however exponential variation in gate 
delays of sub-VTH digital circuits exacerbates timing violations, leading to large design 
margins that offset the power benefits of NTC operation. This makes NTC circuit design 
particularly challenging since traditional design techniques don’t produce the same robust 
operation that they do in super-Vth operation. An architectural solution to this is dynamic 
voltage and frequency scaling based on workload and PVT variations. For NTC, this requires 
a low-voltage, low-power, programmable and stable clock in the sub-1MHz range. A number 
of sub-μW clock generator (CKGEN) solutions have already been reported, but they all lack 
programmability and therefore cannot offer dynamic frequency scaling [84]-[88].  
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A popular solution for clock programmability in microcontrollers is to generate the 
highest desired frequency with a crystal oscillator and then use a divider to generate lower 
frequencies. However, this is not a low-power solution, and cannot achieve the best possible 
performance as the phase noise degrades proportional to N2, where N is the divider ratio. 
IoT applications will demand a low-cost solution, which for IC design translates to small form 
factor, ease of integration and test, and minimal off-chip components. For these reasons, all-
digital architectures leveraging the digital design flow are highly desirable. In this chapter, 
we present a 187kHz to 500kHz ADPLL-based CKGEN that consumes 300nW from a 0.5V 
VDD, has a jitter <0.1% and was implemented in a 0.13μm process. The entire ADPLL was 
completely implemented using standard digital design flows and automatic place and route 
(APR). Moreover, an integrated crystal oscillator (31.25 kHz) is included and serves as the 
Fref for the PLL. Therefore, this is a complete CKGEN solution for ULP NTC platforms. 
5.1. Clock Generator Architecture  
Figure 5.1 shows the overall architecture of the CKGEN which consists of an off-chip crystal 
with an integrated on-chip oscillator, and a dual loop ring-based ADPLL which was 
completely implemented using a digital CAD flow and APR. The ADPLL features a coarse 
frequency acquisition loop and a fine phase locking loop.  
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Figure 5.1: The overall architecture of the clock generator 
The feedback loops are mutually exclusive, and the loop-select state machine, as 
illustrated in Figure 5.2, toggles between the loops as needed. The coarse loop consists of an 
edge combiner to multiply the DCO frequency by 8 and a fast frequency counter converts the 
DCO frequency to a digital number. The frequency detector logic compares the counter value 
with the desired frequency control word and sends a correction to the DCO controller. The 
loop select state machine monitors the previous four corrections and determines which loop 
should be enabled. When the frequency error is below 4 kHz, the phase loop is enabled and 
the frequency loop is power-gated to save power. Since the phase loop is dividerless, the 
phase error is sub sampled which could result in locking to an incorrect harmonic. The 
oversampling in the frequency loop ensures that the loop converges to the correct harmonic 
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before switching over to the phase loop. A minimum oversampling ratio of 4 is required for 
correct PLL operation, but oversampling by 8 was implemented by making a power/speed 
trade-off and to guarantee correct locking. The phase loop consists of an embedded TDC 
which reuses the ring oscillator as the delay line, resulting in power and area savings. The 
phase controller compares the phase to the Fref and sends the correction to the DCO 
controller. In the lock state, only the phase loop is on, which does not have a divider, allowing 
further power savings without compromising performance or programmability of the 
ADPLL.  
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Figure 5.2: Details of frequency and phase loops and the step response 
The fast locking algorithm first performs coarse tuning within Fref cycles. The 
combination of an edge combiner and the frequency counter provides an oversampled 
version of the DCO period. In other words, the frequency information handed to the 
frequency controller each Fref period has a resolution of Fref/8. Therefore, when the 
frequency loop finishes acquisition, the output frequency is within 4kHz of the desired 
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output frequency, at which point the phase loop takes over and can achieve lock within 4 
cycles. In total, the locking time for the largest frequency step is 38-45 Fref cycles. The PLL 
step response is shown in Figure 5.2 which illustrates how lock is achieved with frequency 
and phase loops. 
5.2. Near Threshold Design for Ultra Low Power  
A major goal of any CKGEN is to provide sufficient tuning range to account for PVT variations 
in the oscillator and provide a stable, desired frequency. PVT variations are magnified in near 
or below Vth operation, and large PVT variations require an oscillator with large tuning range, 
which results in higher power consumption. Therefore, it's desirable to reduce the impact of 
PVT variations on the DCO frequency as much as possible to shrink the required DCO turning 
range, thus lowering power. The PVT variations mainly impact the overdrive voltage (Vov = 
VGS- Vth), and therefore the drive strength of the delay cells in a ring oscillator. One option is 
to use zero-Vth devices if available in a process, but this causes an undesirable increase in the 
leakage power, a problem when the device is in sleep mode. Another technique that 
simultaneously improves performance while reducing leakage power is termed dynamic Vth, 
where the body and the gate of the devices are tied together. This technique allows low ON-
state Vth and high OFF-state Vth. However, this technique requires a triple well technology 
which makes integration of custom cells in to the digital standard cell library challenging, 
and therefore the ADPLL cannot be completely synthesized. Hence, a different solution is 
required. It is known that Vth decreases as the channel length is increased, and that longer 
channel length results in lower leakage power. Figure 5.3 lists the squared overdrive voltage, 
Vov2, in two extreme operating corners (SS, 0.45V, 85oC and FF, 0.55V, -40oC). As shown 
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Figure 5.3, Vov2 is 20 times larger in the fast corner than in the slow corner for a minimum 
length device. However, Vov2 only increases by 1.8X between these corners when 12 μm 
length devices are used. Figure 5.3 also compares the frequency distribution over process 
for two different near-Vth 500kHz DCOs. The frequency spread over process for a DCO with 
minimum sized inverters is 3 times as large as that of a 12 µm inverter based DCO. This 
means that the DCO tuning range to calibrate out the PVT variations can shrink by roughly 
3X by using long-channel devices, resulting in significant power savings. 
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Figure 5.3: Effect of increasing transistor length on the PVT variations 
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5.3. Sub-block Design Details  
Further details of the DCO, TDC and the edge combiner are given in Figure 5.4. The DCO is a 
17 stage single ended ring oscillator, and each stage consists of an always-on inverter and 
one switchable inverter for coarse frequency tuning. Each stage also has four switch-cap cells 
which allow fine tuning with 1 kHz steps on average. These unit tri-state inverter and switch 
cap cells were integrated with the standard cell library using the same pitch as the digital 
cells. The rest of the ADPLL only uses standard cells. The entire ADPLL was then described 
using structural and behavioral Verilog, synthesized, and APR’d using standard digital CAD 
tools. 
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Figure 5.4: Details of DCO, TDC and the edge combiner 
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An integrated crystal oscillator serves as the Fref for this PLL (31.25 kHz), making this a 
complete CKGEN solution. The integrated crystal oscillator consumes 24 nA, using a 
technique to automatically tune the feedback amplifier to just cancel the loss term of the 
crystal [57]. 
5.4. Measurement Results  
Figure 5.5 shows a sample measured output spectrum of the clock for N=11. As can be seen 
in Figure 5.5, there are no in-band spurs. The reference spurs are 55 dB below the carrier.  
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Figure 5.5: Output spectrum of the clock generator for N = 11 
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In addition to measuring the output spectrum, power and jitter as a function of frequency 
(or division ratio N) was also measured. Since near-threshold designs are particularly prone 
to PVT variations, the clock generator was also tested across different voltage and 
temperature operating conditions.  
Power vs. Frequency  
Figure 5.6 shows the power of the entire clock generator as a function of frequency. The three 
curves represent power measurements at typical, fast, and slow operation conditions. In the 
fast condition, the voltage supply was increased by 10% and the system was cooled down to 
0 C. Similarly, in the slow condition, the supply voltage was reduced by 10% and the system 
was headed up to 85 C. The nominal or typical condition is 0.5V supply and room 
temperature.  The power in the typical condition ranges from 302 nW (@ 187.5 kHz) to 590 
nW (@ 500 kHz).  
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Figure 5.6: Power vs. frequency for the entire frequency range 
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Figure 5.7: RMS Jitter vs. Frequency of the Clock Generator 
Jitter vs. Frequency  
The RMS jitter is a measure of the quality of a clock signal by quantifying the uncertainty in 
the time of each edge of the clock. Figure 5.7 shows the rms jitter measurements over three 
different corners for the entire frequency range. In addition, the measured peak-to-peak 
jitter over the same operating conditions is shown in Figure 5.8. It is worth noting here that 
the jitter measurements are those of the entire CKGEN system (crystal + PLL) and the RMS 
jitter at the lowest frequency is 0.025%. 
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Figure 5.8: Peak-to-Peak Jitter vs. Frequency of the Clock Generator 
Jitter Over Process 
Since PVT variations are the biggest threat to NTC, six different chips were tested to observe 
any process variations.  The measured peak-to-peak and RMS jitter for six chips are given in 
Figure 5.9. 
Measured phase noise of the clock generator is shown in Figure 5.10.  
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Figure 5.9: Pk-Pk and RMS jitter measured for six chips 
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Figure 5.10: Clock Generator phase noise with N = 11 
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Comparison with the State-of-the-art 
Finally, various performance metrics of this work are compared to the state-of-the art 
published in recent conferences. Table 4.1 shows that this CKGEN is the most efficient at 
1.1pJ/cycle.  
Table 5.1: Comparison of the CKGEN to the state-of-the-art work 
Performance
Metric
This Work [53] [59] [61] 
VDD
Process
Area (mm
2
)
Fout
RMS Jitter
Power
Energy/Cycle (pJ)
Architecture 
@ Min Fout @ Max Fout
0.5 V 1 - 1
0.13 µm 90 nm 55 nm 90nm
0.07 (PLL) + 0.13(XO) 0.27 0.16 0.037
187.5 kHz 500 kHz 5 MHz 216 MHz 2GHz
12.3 ns 4.7 ns 49.7 ps 8.05 ps 1.6 ps
300 nW 570 nW 11.3 µW 10.5 mW 7 mW
1.6 1.1 2.26 48.6 3.5
ADPLL, APR-ed, + XO DCO only - DLL
Fref 31.25 kHz N/A 27 MHz 500 MHz
Reference Included Yes No Reference No No
 
Lastly, the die photo is given in Figure 5.11. The PLL occupies 300μm x 300μm, and the 
integrated crystal oscillator occupies 200μm x 65μm.  
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Figure 5.11: The die photo of the CKGEN 
5.5. Conclusion  
An ultra-low power clock generator for internet of things applications is presented. The clock 
generator is a PLL based clock generator and consumes 300 nW @ 200 kHz with 0.025% 
jitter. Moreover, the entire design was implemented using digital design flows. 
Implementation of this clock generator proves that the proposed design methodology is 
promising for the shrinking time-to-market of future electronics.   
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Chapter 6   
Conclusions   
6.1. Thesis Summary & Conclusions  
ADPLLs have become the preferred way of clock generation, frequency conditioning, 
synchronization, and LO generation in a wide variety of applications from ultra-low power 
microcontrollers to complex SoCs.  This has been a result of unprecedented innovation in 
ADPLL architectures, and advances in the process technology. However, the ADPLLs are still 
manually designed by highly skilled analog designers, and then laid out by expensive mask 
designers. This results in increased non-recurring engineering cost, and the custom designed 
blocks often occupy large silicon area – resulting in higher per unit manufacturing cost as 
well.  In addition, with the on-set of the Internet of Things, time-to-market, cost and form 
factor of electronics in general must be reduced. Therefore, utilizing digital CAD tools to 
design and implement traditionally analog functions is an excellent candidate for taking that 
next step towards electronics ubiquity.  
This thesis proposes a design methodology that uses existing digital design flows to 
implement traditionally analog blocks such as all-digital phase locked loops. This design 
methodology significantly reduces the design time, and results in smaller silicon area. In 
addition to the design methodology, novel ADPLL architectures are presented which are 
amenable to automatic implementation in digital design flows.  
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One of the main challenges with all-digital ADPLLs is that the performance does not 
match with those of all-analog PLLs due to the quantization effects. A number of architectural 
solutions that involve analog design of digital-to-analog converters, and voltage controlled 
oscillators with complex sigma-delta modulators have already been proposed in research. 
However, those solutions aren’t amenable to automatic implementations with digital design 
tools. This thesis presents a novel technique for DCO quantization noise reduction. This 
technique linearizes the power-resolution tradeoff, and does not require any additional 
custom design.    
In conclusion, the design time, cost, power, and area must all be considered when 
designing electronic systems for Internet of Things applications. This thesis presents a 
design methodology as well as two prototypes to demonstrate the value of designing 
traditionally analog blocks using the proposed methodology.  The performance of the two 
PLLs is competitive with prior work. The first prototype is a 400-460 MHz ADPLL, and the 
second prototype is an ultra-low power clock generator that consumes sub microwatt 
power, and occupies minimal area.   
6.2. Future Work   
One of the major advantages of utilizing automatic design tools to reduce design efforts that 
it frees up the designers and creates room for innovation at an architectural level. The author 
proposes applications of this design methodology to blocks other than ADPLLs. Some of the 
work has already begun at the University of Michigan - some of which is discussed below.   
1. Elnaz Ansari, a doctoral student at the University of Michigan, has been exploring 
the applications of this design methodology to other traditionally analog blocks. 
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She has already implemented a 2GS/s 12b digital-to-analog converter using this 
methodology. This DAC has already been tested for functionality and 
performance.  
2. Typically, a large portion ICs is digital design with some supporting analog 
circuitry. For example, a microprocessor can be completed implemented using 
automated tools. However, the power management and the clock generation are 
still custom design portions of microprocessors.  The analog blocks in such 
applications often account for 20-40% of the design effort, but they only play an 
auxiliary role. Therefore, the author suggests that synthesizable architectures for 
power management blocks should be explore in order to take digital ICs to the 
next level.  
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